Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing the serviceability of bit lines in a DRAM memory device

Method for testing the serviceability of bit lines in a DRAM memory device

US Patent 7120070 · Granted Oct 10, 2006

Estimated economic value: $308,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for manufacturing a multiple-chip memory device with multi-2013
System and method for addressing errors in a multiple-chip memory device2010
Method and system for testing an integrated circuit2010
Method and system for testing an integrated circuit2010
Sense-amplifier circuit for a memory device with an open bit line architecture2009
Test method for determining the wire configuration for circuit carriers with com2008
Redundant wordline deactivation scheme2008
Method and apparatus for increasing clock frequency and data rate for semiconduc2008
Method and apparatus for checking output signals of an integrated circuit2008
Test mode method and apparatus for internal memory timing signals2008
Test mode method and apparatus for internal memory timing signals2008
Monitoring device for monitoring internal signals during initialization of an el2008