Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test mode method and apparatus for internal memory timing signals

Test mode method and apparatus for internal memory timing signals

US Patent 7339841 · Granted Mar 4, 2008

Estimated economic value: $252,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit test interface and test method thereof2014
Test method of driving apparatus and circuit testing interface thereof2014
Apparatus and method for manufacturing a multiple-chip memory device with multi-2013
System and method for testing off-chip driver impedance2013
Multi-chip package with interconnected stacked chips2012
Memory refresh system and method2011
Method and structure of expanding, upgrading, or fixing multi-chip package2011
Method and apparatus for synchronizing memory enabled systems with master-slave 2011
System and method for addressing errors in a multiple-chip memory device2010
Method and system for testing an integrated circuit2010
Method and system for testing an integrated circuit2010
Method and apparatus for implementing memory enabled systems using master-slave 2010