Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods for testing programmable logic devices using lookup tables and carry chains

Circuits and methods for testing programmable logic devices using lookup tables and carry chains

US Patent 7111214 · Granted Sep 19, 2006

Estimated economic value: $3,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing closure of circuit designs for integrated circuits2019
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Clock region partitioning and clock routing2016
Hierarchical pushdown of cells and nets to any logical depth2016
Wide band deterministic interface2015
One phase logic2013
Implementing sub-circuits with predictable behavior within a circuit design2013
Non-predicated to predicated conversion of asynchronous representations2012
Latch based optimization during implementation of circuit designs for programmab2012
Latch based optimization during implementation of circuit designs for programmab2012
One phase logic2012