Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic package with optimized circuitization pattern

Electronic package with optimized circuitization pattern

US Patent 7088008 · Granted Aug 8, 2006

Estimated economic value: $2,377,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Flat laminate, symmetrical test structures and method of use to gauge white bump2020
Multilayer pillar for reduced stress interconnect and method of making same2019
Multilayer pillar for reduced stress interconnect and method of making same2019
Thermal venting device with pressurized plenum2018
Flat laminate, symmetrical test structures and method of use to gauge white bump2018
Multilayer pillar for reduced stress interconnect and method of making same2017
Multilayer pillar for reduced stress interconnect and method of making same2016
Determining magnitude of compressive loading2016
Multilayer pillar for reduced stress interconnect and method of making same2015