Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for defining an input state vector that achieves low power consumption in a digital circuit in an idle state

Method and apparatus for defining an input state vector that achieves low power consumption in a digital circuit in an idle state

US Patent 7085942 · Granted Aug 1, 2006

Estimated economic value: $24,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for statistical frequency enhancement of statically timed designs2019
Efficient techniques for process variation reduction for static timing analysis2019
Methods of fabrication employing nanoscale mandrels2009
Digital modulator employing a polyphase up-converter structure2008
Triggering events at fractions of a clock cycle2008
Time stamping events for fractions of a clock cycle2008
Reduction of noise and temperature variation in mixed-signal integrated circuits2007
System and method for timing calibration of time-interleaved data converters2006
Method and apparatus for defining an input state vector that achieves low power 2006
Method and apparatus for defining an input state vector that achieves low power 2006
Method and apparatus for clock gating clock trees to reduce power dissipation2004
Analog-to-digital converter with on-chip memory2004