Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient techniques for process variation reduction for static timing analysis

Efficient techniques for process variation reduction for static timing analysis

US Patent 10318696 · Granted Jun 11, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Jitter reduction in mixed-signal processing circuits2025
Data lane variation compensation for data rate enhancement2025
Multi-PVT frequency prediction (multi-PVT FP) for statically timed designs throu2022
Techniques for simulation-based timing path labeling for multi-operating conditi2022
Continuous and discrete corner regularization in multi-PVT timing prediction2022
Programmable I/O switch/bridge chiplet2021
MIMCAP creation and utilization methodology2021
MIMCAP creation and utilization methodology2021
Techniques for simulation-based timing path labeling for multi-operating conditi2021
Clock control based on voltage associated with a microprocessor2019
Techniques for statistical frequency enhancement of statically timed designs2019
Techniques for statistical frequency enhancement of statically timed designs2019