Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for clock gating clock trees to reduce power dissipation

Method and apparatus for clock gating clock trees to reduce power dissipation

US Patent 6822481 · Granted Nov 23, 2004

Estimated economic value: $4,082,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for error detection in an imaging system2021
Methods and apparatus for selective pixel readout for image transformation2019
Techniques for statistical frequency enhancement of statically timed designs2019
Efficient techniques for process variation reduction for static timing analysis2019
Automatic flicker frequency detection device and method2010
Systems, devices and methods for digital camera image stabilization2010
Digital modulator employing a polyphase up-converter structure2008
Image encoding with dynamic buffer-capacity-level-based compression adjustment2008
Triggering events at fractions of a clock cycle2008
Time stamping events for fractions of a clock cycle2008
Automatic flicker frequency detection device and method2007
System and method for timing calibration of time-interleaved data converters2006