Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for detecting positioning errors of circuit patterns during the transfer by means of a mask into layers of a substrate of a semiconductor wafer

US Patent 7084962 · Granted Aug 1, 2006

Estimated economic value: $215,000

Assignee

Inventors

View full patent text on Google Patents →