Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked via with specially designed landing pad for integrated semiconductor structures

Stacked via with specially designed landing pad for integrated semiconductor structures

US Patent 6737748 · Granted May 18, 2004

Estimated economic value: $77,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preparation of substituted pyrazoles and their use as anthranilamides precursors2025
Recommendation non-transitory computer-readable medium, method, and system for m2024
Synthesis of 1,1,2-trifluoro-4-(substituted sufonyl)-but-1-ene2024
Process and intermediates for the preparation of Fluensulfone2023
Method for controlling a hydrodynamic machine and hydrodynamic machine2023
Method for producing an optoelectronic semiconductor chip having structures at t2022
Synthesis of 5-chloro-2-[(3,4,4-trifluoro-3-buten-1-yl)THIO]-thiazole2022
Edge configuration of software systems for manufacturing2020
Emerging issue detection and analysis2020
Semiconductor device comprising a die seal including long via lines2020
Apparatus for detecting a pre-aligning element at a wafer2019
Semiconductor device comprising a die seal including long via lines2018