Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of estimating path delays in an IC

Method of estimating path delays in an IC

US Patent 7082587 · Granted Jul 25, 2006

Estimated economic value: $8,928,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and computer program products for efficiently implementing a 32023
Concurrent optimization of 3D-IC with asymmetrical routing layers2022
Graphical user interface for interactive macro-cell placement2020
Method, system, and computer program product for implementing electronic designs2019
Multi-instantiated block timing optimization2017
Reverse interface logic model for optimizing physical hierarchy under full chip 2015
Method and mechanism for implementing electronic designs having power informatio2013
Method and mechanism for implementing electronic designs having power informatio2013
High level IC design with power specification and power source hierarchy2011
Method and mechanism for implementing electronic designs having power informatio2010
Method and apparatus for power consumption optimization for integrated circuits2009
Two-stage clock tree synthesis with buffer distribution balancing2006