Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-stage clock tree synthesis with buffer distribution balancing

Two-stage clock tree synthesis with buffer distribution balancing

US Patent 7051310 · Granted May 23, 2006

Estimated economic value: $6,305,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of estimating path delays in an IC2006
IC conductor capacitance estimation method2005
Clock tree synthesis for mixed domain clocks2004
Clock tree synthesizer for balancing reconvergent and crossover clock trees2004
Clock tree synthesis for a hierarchically partitioned IC layout2004
Method for balancing a clock tree2002