Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM interface circuits having enhanced skew, slew rate and impedance control

DRAM interface circuits having enhanced skew, slew rate and impedance control

US Patent 7079446 · Granted Jul 18, 2006

Estimated economic value: $6,502,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support for multiple widths of DRAM in double data rate controllers or data buff2021
Self-timed clocked processor architecture2020
Double data rate controllers and data buffers with support for multiple data wid2020
Synchronizing a self-timed processor with an external event2019
Frequency-controlled voltage source2018
Overvoltage protection circuits and methods of operating same2017
High speed digital signal termination circuit2014
DRAM interface circuits that support fast deskew calibration and methods of oper2009
Programmable clock drivers that support CRC error checking of configuration data2007
Clock signal generators having programmable full-period clock skew control2006
Multi-FIFO integrated circuit devices that support multi-queue operating modes w2006
Integrated DDR/SDR flow control managers that support multiple queues and MUX, D2006