Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM interface circuits that support fast deskew calibration and methods of operating same

DRAM interface circuits that support fast deskew calibration and methods of operating same

US Patent 7555668 · Granted Jun 30, 2009

Estimated economic value: $5,559,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for driving display in response to image data2021
Support for multiple widths of DRAM in double data rate controllers or data buff2021
DDR5 RCD interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
Self-timed clocked processor architecture2020
Command sequence response in a memory data buffer2020
Device and method for driving display panel in response to image data2020
Double data rate controllers and data buffers with support for multiple data wid2020
System and method for reducing display artifacts2019
Branch device bandwidth management for video streams2019
Method and apparatus for novel adaptive equalization technique for serializer/de2019
Flexible point-to-point memory topology2019