Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of using a plurality of virtual memory spaces for providing efficient binary compatibility between a plurality of source architectures and a single target architecture

Method of using a plurality of virtual memory spaces for providing efficient binary compatibility between a plurality of source architectures and a single target architecture

US Patent 7069412 · Granted Jun 27, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to efficiently handle allocation of memory ordering buffers2019
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2012
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2011
Single-chip multiprocessor with cycle-precise program scheduling of parallel exe2006
Method and apparatus for preserving precise exceptions in binary translated code2006
Method for prioritizing operations within a pipelined microprocessor based upon 2006
Method for fast execution of translated binary code utilizing database cache for2004
Method for fast execution of translated binary code utilizing database cache for2004
Method for emulating hardware features of a foreign architecture in a host opera2004