Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for preserving precise exceptions in binary translated code

Method and apparatus for preserving precise exceptions in binary translated code

US Patent 7065750 · Granted Jun 20, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instructions for manipulating a multi-bit predicate register for predicating ins2020
Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to efficiently handle allocation of memory ordering buffers2019
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2012
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2012
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2011
Single-chip multiprocessor with clock cycle-precise program scheduling of parall2011
Single-chip multiprocessor with cycle-precise program scheduling of parallel exe2006
Single-chip multiprocessor with cycle-precise program scheduling of parallel exe2006
Method of using a plurality of virtual memory spaces for providing efficient bin2006