Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in testing methodology in flash memory

Built-in testing methodology in flash memory

US Patent 7050343 · Granted May 23, 2006

Estimated economic value: $4,072,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory device and corresponding method of operation2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Non-volatile phase-change memory device including a distributed row decoder with2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Comparator systems and methods2025
Memory architecture supporting both conventional memory access mode and digital 2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Adaptive word line underdrive control for an in-memory compute operation where s2025
Low drop-out regulator circuit, corresponding device and method2025
Silicon-on-insulator semiconductor device with a static random access memory cir2025