Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic phase-locked loop circuits and methods of operation thereof

Dynamic phase-locked loop circuits and methods of operation thereof

US Patent 7046093 · Granted May 16, 2006

Estimated economic value: $10,753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-timed clocked processor architecture2020
Synchronizing a self-timed processor with an external event2019
Frequency-controlled voltage source2018
High speed digital signal termination circuit2014
DRAM interface circuits that support fast deskew calibration and methods of oper2009
Clock signal generators having programmable full-period clock skew control2006
DRAM interface circuits having enhanced skew, slew rate and impedance control2006
Clock signal generators having programmable full-period clock skew control and m2005
Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable l2005