Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tip architecture with SPE for buffer and deep source/drain regions

Tip architecture with SPE for buffer and deep source/drain regions

US Patent 7045433 · Granted May 16, 2006

Estimated economic value: $46,797,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Maintaining data integrity during data migration2019
Modeling gate transconductance in a sub-circuit transistor model2015
Shallow trench isolation process utilizing differential liners2010
Shallow trench isolation process utilizing differential liners2009
Shallow trench isolation process utilizing differential liners2008
Dual SOI film thickness for body resistance control2007
Dual purpose test structure for gate-body current measurement in PD/SOI and for 2006
SOI device with structure for enhancing carrier recombination and method of fabr2006
Method of making a test structure for gate-body current and direct extraction of2006
Method of growing as a channel region to reduce source/drain junction capacitanc2005
Semiconductor device with a silicon-on-void structure and method of making the s2004
Method of making a hybrid SOI device that suppresses floating body effects2004