Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric

US Patent 7031209 · Granted Apr 18, 2006

Assignee

Inventors

View full patent text on Google Patents →