Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing tungsten/polysilicon word line structure in vertical DRAM

Method for manufacturing tungsten/polysilicon word line structure in vertical DRAM

US Patent 7030012 · Granted Apr 18, 2006

Estimated economic value: $9,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Semiconductor structure with backside metallization layers2025
Method and structure of forming sidewall contact for stacked FET2025
Stressed material within gate cut region2025
Stacked FETS including devices with thick gate oxide2025
Stacked FET contact formation2025
Vertical silicon Josephson Junction device for qubit applications2025
CPP-agnostic source-drain contact formation for gate-all-around devices with die2025
Phase change memory gaps2025
Wrap-around contact for nanosheet device2024
Back end of line embedded RRAM structure with grain growth enhancement2024
Back end of line embedded RRAM structure with low forming voltage2024