Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bottom-up approach for synthesis of register transfer level (RTL) based design

Bottom-up approach for synthesis of register transfer level (RTL) based design

US Patent 7010774 · Granted Mar 7, 2006

Estimated economic value: $15,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for exercising external memory with a memory built-in self-2004
Method and apparatus for exercising external memory with a memory built-in self-2004
Method and apparatus for automatic transmit verification2003
Method and apparatus for automatic receive verification2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for exercising external memory with a memory built-in self-2002
Method and apparatus for exercising external memory with a memory built-in self-2002
Method for faster verification of a design for an integrated circuit2002
Method for faster verification of a design for an integrated circuit2002
Efficient use of spare gates for post-silicon debug and enhancements2001