Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for faster verification of a design for an integrated circuit

Method for faster verification of a design for an integrated circuit

US Patent 6408423 · Granted Jun 18, 2002

Estimated economic value: $3,499,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Triple DES gigabit/s performance using single DES engine2009
Triple DES critical timing path improvement2009
Bottom-up approach for synthesis of register transfer level (RTL) based design2006
Bottom-up approach for synthesis of register transfer level (RTL) based design2006
Method and apparatus for exercising external memory with a memory built-in self-2004
Method and apparatus for exercising external memory with a memory built-in self-2004
Method and apparatus for automatic transmit verification2003
Method and apparatus for automatic receive verification2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for exercising external memory with a memory built-in self-2002
Method and apparatus for exercising external memory with a memory built-in self-2002