Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for exercising external memory with a memory built-in self-test

Method and apparatus for exercising external memory with a memory built-in self-test

US Patent 6675335 · Granted Jan 6, 2004

Estimated economic value: $4,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensor arrangement, battery cell and energy system2018
Method of generating packets without repetition in verification of a device2011
Bottom-up approach for synthesis of register transfer level (RTL) based design2006
Bottom-up approach for synthesis of register transfer level (RTL) based design2006
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for looping back a current state to resume a memory built-i2003
Method and apparatus for exercising external memory with a memory built-in self-2002
Method and apparatus for exercising external memory with a memory built-in self-2002
Method and apparatus for exercising external memory with a memory built-in self-2002
Method for faster verification of a design for an integrated circuit2002
Method for faster verification of a design for an integrated circuit2002
Efficient use of spare gates for post-silicon debug and enhancements2001