Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory

Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory

US Patent 7007131 · Granted Feb 28, 2006

Estimated economic value: $11,249,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Free space and input/output stability management for non-uniform workloads2025
Validity distribution for performance uniformity2025
Non volatile mass storage device with improved refresh algorithm2020
Devices, systems, and methods of reducing chip select2019
Managing disturbance induced errors2018
Devices, systems, and methods of reducing chip select2018
Managing disturbance induced errors2017
Devices, systems, and methods of reducing chip select2017
Mechanism to adapt garbage collection resource allocation in a solid state drive2017
Method and apparatus for reducing read latency for a block erasable non-volatile2017
Non-volatile memory programming2017
Devices, systems, and methods of reducing chip select2016