Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Devices, systems, and methods of reducing chip select

Devices, systems, and methods of reducing chip select

US Patent 9996496 · Granted Jun 12, 2018

Estimated economic value: $55,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing quality of service by allocating die parallelism with variable queue de2025
Technologies for burst memory write operations2025
Resource management controller2025
Free space and input/output stability management for non-uniform workloads2025
Validity distribution for performance uniformity2025
Read disturb tracking based on statistical probability2025
Soft read operations with progressive data output2025
Host controlled garbage collection in a solid state drive2025
NAND-based storage device with partitioned nonvolatile write buffer2025
Techniques to update a trim parameter in non-volatile memory2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
NAND-based storage device with partitioned nonvolatile write buffer2023