Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing read latency for a block erasable non-volatile memory

Method and apparatus for reducing read latency for a block erasable non-volatile memory

US Patent 9679658 · Granted Jun 13, 2017

Estimated economic value: $8,497,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for SLC copyback operations2025
Methods and systems to dynamically improve low task storage depth latency in a s2025
Dynamic program suspend disable for random write SSD workload2025
Vector test decimal instruction for validity testing2025
System method for improving read command process times in solid-state drives (SS2025
Solid state drive with multiplexed internal channel access during program data t2025
Solid state drive with multiplexed internal channel access during program data t2025
Solid state drive with multiplexed internal channel access during program data t2025
Free space and input/output stability management for non-uniform workloads2025
Free space and input/output stability management for non-uniform workloads2025
Validity distribution for performance uniformity2025
Validity distribution for performance uniformity2025