Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing disturbance induced errors

Managing disturbance induced errors

US Patent 9792963 · Granted Oct 17, 2017

Estimated economic value: $9,876,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Free space and input/output stability management for non-uniform workloads2025
Validity distribution for performance uniformity2025
Encoding additional states in a three-dimensional crosspoint memory architecture2025
Cross-point memory read technique to mitigate drift errors2025
Cross-point memory read technique to mitigate drift errors2025
Coherent multiprocessing enabled compute in storage and memory2024
Load reduced nonvolatile memory interface2023
Modified write voltage for memory devices2023
Load reduced nonvolatile memory interface2022
Write disturb refresh rate reduction using write history buffer2022
Current delivery and spike mitigation in a memory cell array2022
Apparatuses and methods for exiting low power states in memory devices2022