Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor, apparatus and method for selectively associating store buffer cache line status with response buffer cache line status

Microprocessor, apparatus and method for selectively associating store buffer cache line status with response buffer cache line status

US Patent 6988172 · Granted Jan 17, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-component detection of gestures2024
Cache system with a primary cache and an overflow cache that use different index2023
Multi-component detection of gestures2022
Processor with memory controller including dynamically programmable functional u2021
Processor with an expandable instruction set architecture for dynamically config2020
Dynamically updating hardware prefetch trait to exclusive or shared at program d2019
Asymmetric multi-core processor with native switching mechanism2019
Prefetching with level of aggressiveness based on effectiveness by memory access2019
Processor with programmable prefetcher operable to generate at least one prefetc2019
Processor with programmable prefetcher operable to generate at least one prefetc2019
Processor with approximate computing execution unit that includes an approximati2019
Conversion system for a processor with an expandable instruction set architectur2018