Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor with an expandable instruction set architecture for dynamically configuring execution resources

Processor with an expandable instruction set architecture for dynamically configuring execution resources

US Patent 10642617 · Granted May 5, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refreshing cache regions using a memory controller and multiple tables2025
Refreshing cache regions using a memory controller and multiple tables2025
Cat aware loads and software prefetches2024
Prefetch state cache (PSC)2024
Bounding box prefetcher2024
Zero bits in L3 tags2024
Zero bits in L3 tags2024
Multi-component detection of gestures2024
Cache system with a primary cache and an overflow cache that use different index2023
Multi-component detection of gestures2022
L1D to L2 eviction2022
Neural network unit that interrupts processing core upon condition2022