Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock generating circuit and method

Clock generating circuit and method

US Patent 6985041 · Granted Jan 10, 2006

Estimated economic value: $27,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked semiconductor die architecture with multiple layers of disaggregation2025
Method and apparatus to mitigate word line staircase etch stop layer thickness v2025
Interface of a memory circuit2025
Dual loop voltage regulator2024
Power-forwarding bridge for inter-chip data signal transfer2024
Stacked semiconductor die architecture with multiple layers of disaggregation2024
Display controller having a surge protection unit and display system thereof2024
Interface of a memory circuit and memory system thereof2023
Device and method of correcting duty cycle2023
Stacked semiconductor die architecture with multiple layers of disaggregation2023
Digitally coordinated dynamically adaptable clock and voltage supply apparatus a2022
Voltage regulator circuit with parallel arrangement of discontinuous conduction 2022