Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked semiconductor die architecture with multiple layers of disaggregation

Stacked semiconductor die architecture with multiple layers of disaggregation

US Patent 12438123 · Granted Oct 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual loop voltage regulator2024
Power-forwarding bridge for inter-chip data signal transfer2024
Stacked semiconductor die architecture with multiple layers of disaggregation2024
Stacked semiconductor die architecture with multiple layers of disaggregation2023
Digitally coordinated dynamically adaptable clock and voltage supply apparatus a2022
Voltage regulator circuit with parallel arrangement of discontinuous conduction 2022
Semiconductor device having voltage regulators embedded in layered package2022
Multiple reticle field semiconductor devices2021
Reduction of cross-capacitance and crosstalk between three-dimensionally packed 2021
Semiconductor device having voltage regulators embedded in layered package2020
Semiconductor device having voltage regulators embedded in layered package2020
Independent power control of processing cores2020