Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-induced strain for MOS performance improvement

Gate-induced strain for MOS performance improvement

US Patent 6982433 · Granted Jan 3, 2006

Estimated economic value: $22,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method and system to provide a stressed channel of a transistor2025
Gate-all-around integrated circuit structures having high mobility2025
Vertical integration scheme and circuit elements architecture for area scaling o2025
Gate-all-around integrated circuit structures having insulator substrate2025
Forksheet transistors with dielectric or conductive spine2025
Fins for metal oxide semiconductor device structures2025
Fin doping and integrated circuit structures resulting therefrom2025
Neighboring gate-all-around integrated circuit structures having conductive cont2025
Wrap-around contact structures for semiconductor nanowires and nanoribbons2024
Silicon and silicon germanium nanowire structures2024
Silicon and silicon germanium nanowire structures2024
Nanowire structures having non-discrete source and drain regions2024