Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Neighboring gate-all-around integrated circuit structures having conductive contact stressor between epitaxial source or drain regions

Neighboring gate-all-around integrated circuit structures having conductive contact stressor between epitaxial source or drain regions

US Patent 12199142 · Granted Jan 14, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Top gate recessed channel CMOS thin film transistor and methods of fabrication2025
Top gate recessed channel CMOS thin film transistor and methods of fabrication2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025