Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of die yield in a silicon wafer “sweet spot”

Optimization of die yield in a silicon wafer “sweet spot”

US Patent 6980917 · Granted Dec 27, 2005

Estimated economic value: $4,269,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor layout context around a point of interest2024
Simultaneous multi-layer fill generation2020
Simultaneous multi-layer fill generation2017
Model-based design verification2013
Yield profile manipulator2011
Feature failure correlation2010
Method for calculating high-resolution wafer parameter profiles2010
Method for SRAM bitmap verification2008
Apparatus for wafer patterning to reduce edge exclusion zone2008
Method of isolating sources of variance in parametric data2008
Yield profile manipulator2008
Method to selectively identify reliability risk die based on characteristics of 2008