Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor layout context around a point of interest

Semiconductor layout context around a point of interest

US Patent 12032892 · Granted Jul 9, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Edge center point-based characterization of semiconductor layout designs2025
Controllable pattern clustering for characterized semiconductor layout designs2024
Controllable pattern clustering for characterized semiconductor layout designs2024
Shadow feature-based determination of capacitance values for integrated circuit 2023
Edge-based camera for characterizing semiconductor layout designs2021
Edge-based camera for characterizing semiconductor layout designs2021
Simultaneous multi-layer fill generation2020
Simultaneous multi-layer fill generation2017
Model-based design verification2013
Offset fill2013
Yield profile manipulator2011
Feature failure correlation2010