Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for calculating high-resolution wafer parameter profiles

Method for calculating high-resolution wafer parameter profiles

US Patent 7653523 · Granted Jan 26, 2010

Estimated economic value: $12,824,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor layout context around a point of interest2024
Simultaneous multi-layer fill generation2020
Simultaneous multi-layer fill generation2017
Clamping mechanism for a two wheel panel dolly2014
Model-based design verification2013
Yield profile manipulator2011
Yield profile manipulator2011
Wafer edge expose alignment method2010
Feature failure correlation2010
Nanotube fuse structure2009
Voltage contrast monitor for integrated circuit defects2009
Apparatus for wafer patterning to reduce edge exclusion zone2008