Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Path AIS insertion for concatenated payloads across multiple processors

Path AIS insertion for concatenated payloads across multiple processors

US Patent 6973041 · Granted Dec 6, 2005

Estimated economic value: $21,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for implementing a Reed Solomon multiplication section from ex2012
Cooling with refrigerant feedback2012
Method and apparatus for errorless frame timing adjustment2009
BCH forward error correction decoder2008
System and method for implementing a Reed Solomon multiplication section from ex2008
Non-standard concatenation mapping for payloads2007
Non-standard concatenation mapping for payloads2007
Non-standard concatenation mapping for payloads2007
Automatic generation of hardware description language code for complex polynomia2006
Galois field multiply accumulator2006
Method and apparatus for a rearrangeably non-blocking switching matrix2006
Error insertion circuit for SONET forward error correction2006