Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic

System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic

US Patent 8176396 · Granted May 8, 2012

Estimated economic value: $20,404,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

BCH forward error correction decoder2008
System and method for implementing a Reed Solomon multiplication section from ex2008
System and method for implementing a Reed Solomon multiplication section from ex2008
Non-standard concatenation mapping for payloads2007
Automatic generation of hardware description language code for complex polynomia2006
Galois field multiply accumulator2006
Error insertion circuit for SONET forward error correction2006
Path AIS insertion for concatenated payloads across multiple processors2005
Method and apparatus for detecting errors in a backplane frame2005
Channel ordering for communication signals split for matrix switching2004
Method and apparatus of framing high-speed signals2004
Concatenation detection across multiple chips2004