Home › Method and structure for ultra-low contact resistance CMOS formed by vertically self-aligned CoSi2 on raised source drain Si/SiGe device

Method and structure for ultra-low contact resistance CMOS formed by vertically self-aligned CoSi2 on raised source drain Si/SiGe device

US Patent 6972250 · Granted Dec 6, 2005

Estimated economic value: $7,444,000 ⓘ

Assignee