Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices

Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices

US Patent 6969901 · Granted Nov 29, 2005

Estimated economic value: $13,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge guard ring with snapback protection2025
Gallium nitride transistor with a doped region2024
Electrostatic discharge guard ring with complementary drain extended devices2024
Gallium nitride (GaN) based transistor with multiple p-GaN blocks2024
Trench gate trench field plate vertical MOSFET2024
Superlattice photo detector2024
Gallium nitride transistor with a doped region2023
Electrostatic discharge guard ring with snapback protection2023
Laterally diffused metal oxide semiconductor with gate poly contact within sourc2023
Tracking temperature compensation of an x/y stress independent resistor2023
Hybrid active-field gap extended drain MOS transistor2022
Drain-extended transistor2022