Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level routing architecture in a field programmable gate array having transmitters and receivers

Multi-level routing architecture in a field programmable gate array having transmitters and receivers

US Patent 6946871 · Granted Sep 20, 2005

Estimated economic value: $1,370,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct-bonded native interconnects and active base die2025
ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Direct-bonded native interconnects and active base die2023
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Method for erasing a ReRAM memory cell2022
Direct-bonded native interconnects and active base die2022
Hybrid high-voltage low-voltage FinFET device2021
Error tolerant memory array and method for performing error correction in a memo2021
SEU stabilized memory cells2021
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
SRAM configuration cell for low-power field programmable gate arrays2021
Automated changeover of transfer encryption key2021