Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown

High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown

US Patent 6940751 · Granted Sep 6, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Underlying transistor circuit of semiconductor memory and preparation method for2025
High-density three-dimensional multilayer memory and fabrication method2025
Method for manufacturing fully self-aligned high-density 3D multi-layer memory2025
One time programmable (OTP) memory array and read and write method thereof2024
Method for fabricating semiconductor memory and the semiconductor memory2023
High reliable OTP memory with low reading voltage2019
High reliability OTP memory by using of voltage isolation in series2019
Soft breakdown mode, low voltage, low power antifuse-based non-volatile memory c2014
Chip packaging fixture using magnetic field for self-alignment2014
Spurious induced charge cleanup for one time programmable (OTP) memory2014
Loudspeaker structure with inner frame2014
Resonant structure for loudspeaker2013