{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of defining the dimensions of circuit elements by using spacer deposition techniques", "item": "https://www.patentleaderboard.com/patent/6936383"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of defining the dimensions of circuit elements by using spacer deposition techniques

Method of defining the dimensions of circuit elements by using spacer deposition techniques

US Patent 6936383 · Granted Aug 30, 2005

Estimated economic value: $5,346,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for in-die overlay control using FEOL dummy fill layer2018
Semiconductor device comprising a floating gate flash memory device2018
Reticles for use in forming implant masking layers and methods of forming implan2016
Enhanced patterning uniformity of gate electrodes of a semiconductor device by l2016
Systems and methods for fabricating semiconductor device structures2015
Inline residual layer detection and characterization post via post etch using CD2015
Detection of particle contamination on wafers2015
Layout for reticle and wafer scanning electron microscope registration or overla2015
Method of forming self-aligned contacts for a semiconductor device2015
Systems and methods for fabricating semiconductor device structures using differ2014
Reticles for use in forming implant masking layers and methods of forming implan2014
High-k metal gate electrode structures formed by reducing a gate fill aspect rat2014