Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduling the concurrent testing of multiple cores embedded in an integrated circuit

Scheduling the concurrent testing of multiple cores embedded in an integrated circuit

US Patent 6934897 · Granted Aug 23, 2005

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Defect diagnosis with dynamic root cause detection2025
Modifying a finite element mesh2025
Machine learning-based adjustments in volume diagnosis procedures for determinat2024
Universal compactor architecture for testing circuits2023
Multizone quadrilateral mesh generator for high mesh quality and isotropy2023
Cost-effective high-bending-stiffness connector and piezoelectric actuator made 2023
Input data compression for machine learning-based chain diagnosis2023
Library cell modeling for transistor-level test pattern generation2023
Trajectory-optimized test pattern generation for built-in self-test2023
Deterministic stellar built-in self test2023
Feature based abstraction and meshing2022
Thermosyphon heat sink2022