Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned drain/channel junction in vertical pass transistor DRAM cell design for device scaling

Self-aligned drain/channel junction in vertical pass transistor DRAM cell design for device scaling

US Patent 6930004 · Granted Aug 16, 2005

Estimated economic value: $6,237,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network optimization method and apparatus2025
Semiconductor devices with single-photon avalanche diodes and isolation structur2025
Short circuit detection in a read/write assist capacitor of a memory2025
Device mismatch mitigation for medium range and beyond distances2025
Laser printer2024
Multifunction printer2024
Multifunction printer2024
Semiconductor devices with single-photon avalanche diodes and isolation structur2024
Exploratory data interface2024
Method for breeding a new variety of high-quality Gossypium hirsutum2024
Vertical field effect transistor including integrated antifuse2024
SRAM design to facilitate single fin cut in double sidewall image transfer proce2024