Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants

Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants

US Patent 6925537 · Granted Aug 2, 2005

Estimated economic value: $14,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Yield improvements for three-dimensionally stacked neural network accelerators2025
Multimodal transmission of packetized data2025
Coherence-based attack detection2024
Clock calibration in a computing system using temperature sensors2024
Smart prefetching for remote memory2024
Coherence-based dynamic code rewriting, tracing and code coverage2024
Neural network accelerator tile architecture with three-dimensional stacking2024
Modulation of packetized audio signals2024
Audio-based data structure generation2024
Multimodal transmission of packetized data2024
Method and system for tracking state of cache lines2024
Authentication of audio-based input signals2024