Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of local word-line redundancy in CAM

Method and apparatus of local word-line redundancy in CAM

US Patent 6920525 · Granted Jul 19, 2005

Estimated economic value: $10,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip automation of clock-to-Q access time measurement of a memory device2025
Virtualized scan chain testing in a random access memory (RAM) array2024
Data L2 cache with split access2024
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Power efficient voltage level translator circuit2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Arbitration for memory diagnostics2020