Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable directory based cache coherence protocol

Scalable directory based cache coherence protocol

US Patent 6918015 · Granted Jul 12, 2005

Estimated economic value: $11,349,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor data cache with shared mid-level cache and low-level cache2025
Processor data cache with shared mid-level cache and low-level cache2025
Secure low-latency chip-to-chip communication2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Methods and systems for distributing memory requests2024
Methods and systems for distributing memory requests2024
Method and apparatus for managing global chip power on a multicore system on chi2023
Limiting backpressure with bad actors2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
Methods and systems for distributing memory requests2023