Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a bipolar transistor using selective epitaxially grown SiGe base layer

Method of fabricating a bipolar transistor using selective epitaxially grown SiGe base layer

US Patent 6913981 · Granted Jul 5, 2005

Estimated economic value: $9,755,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor with buried P+ and source contact2018
DMOS transistor with trench schottky diode2017
DMOS transistor with trench schottky diode2016
Vertical gate LDMOS device2015
Vertical gate LDMOS device2015
Vertical gate LDMOS device2014
Vertical gate LDMOS device2014
Vertical gate LDMOS device2014
Method and system for providing a power lateral PNP transistor using a buried po2006
Integrated Schottky transistor logic configuration2005
Method for forming a SiGe heterojunction bipolar transistor having reduced base 2005
Multi-layer film stack polish stop2004