Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming silicon on insulator wafers

Method of forming silicon on insulator wafers

US Patent 6911380 · Granted Jun 28, 2005

Estimated economic value: $36,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for monolithic co-integration of silicon and III-N semiconductor tran2020
GaN devices on engineered silicon substrates2020
Silicon PMOS with gallium nitride NMOS for voltage regulation2020
Methods of forming hetero-layers with reduced surface roughness and bulk defect 2017
Epitaxial wafer and a method of manufacturing thereof2017
Epitaxial wafer and a method of manufacturing thereof2017
Common-substrate semiconductor devices having nanowires or semiconductor bodies 2017
Common-substrate semiconductor devices having nanowires or semiconductor bodies 2017
Substrate having a charged zone in an insulating buried layer2014
Stacking fault and twin blocking barrier for integrating III-V on Si2013
Stacking fault and twin blocking barrier for integrating III-V on Si2013
Substrate having a charged zone in an insulating buried layer2013